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A CMOS transconductor that operates with increased
dynamic range while maintaining one or more other basic
operating characteristics at substantially the same value in
comparison to a prior art transconductor circuit is provided.
One embodiment, among others, comprises an input stage
circuit comprising several pluralities of transistors with each
plurality configured such that certain terminals of the tran
sistors are electrically connected, and the several pluralities
are electrically interconnected through one or more termi
nals of each plurality. Another embodiment comprises modi
fying an input stage of an existing transconductor circuit to
provide a transconductor circuit that operates with increased
dynamic range while maintaining one or more other basic
operating characteristics at substantially the same value in
comparison to the existing transconductor circuit.
10 Claims, 7 Drawing Sheets
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CM os TRANSCONDUCTOR WITH
INCREASED DYNAMIC RANGE

A CMOS transconductor also has the basic operating
characteristic values of input impedance, output impedance,
3 dB bandwidth, and minimum-required voltage headroom
TECHNICAL FIELD OF THE INVENTION
("voltage headroom") (i.e., the capability of the transcon
The present invention is generally related to the field of 5 ductor to operate from low supply voltages), which are
communications and, more particularly, to a CMOS
understood in the art. Further, the maximum output current
transconductor with increased dynamic range.
("lout max") of a CMOS transconductor can be defined as the
prodlict of the transconductance value times the input linear
BACKGROUND OF THE INVENTION
range. Finally, a CMOS transconductor has the basic oper
Complementary metal-oxide semiconductor ("CMOS") 10 ating characteristic value of the dynamic range ("DR _/'),
v
transconductors have a wide range of applications in the
which is defined as the ratio between the maximum signal
field of communications, among other fields. CMOS
and the minimum signal that the transconductor can reliably
transconductors, also known as voltage-to-current ("V-I")
process. The dynamic range can be determined by the ratio
converters, are employed, for example, in various circuits of
of the maximum output current to the minimum detectable
communications systems, such as intermediate frequency 15 output current, that is:
("IF") transmitters and receivers. Another example of an
application of CMOS transconductors is in IF filter circuits,
Eq. 1
in
also utilized in communications systems, such as frequency
DR v _1 = 20 X loglo X gm X v •
, diB
(
,f2
xin,rms
selective networks made up of CMOS transconductors and
capacitors.
20
A typical configuration of a CMOS transconductor circuit
An important goal in the design of circuits utilizing
100, as is known in the art, is shown in FIG. 1. As shown,
CMOS transconductors is to obtain a high dynamic range.
the CMOS transconductor circuit 100 includes several com
Typically this can be achieved by paralleling one or more
ponents. The transconductor circuit 100 includes several
CMOS tranconductors that are utilized in a circuit. However,
CMOS field-effect transistors ("MOSFETs"). The MOS- 25
this "brute force" approach to increasing the dynamic range
FETs 102-106 are electrically interconnected in a configu
of the circuit has the significant consequence of increasing
ration that provides voltage to current conversion between
the power consumption and chip area of the circuit. For
the inputs 108, 109 and outputs 110, 111 of the transcon
example, for every 3 dB increase in dynamic range achieved
ductor circuit 100.
by adding a transconductor in parallel to a circuit, there is a
The transconductor circuit 100 includes two voltage input 30 6 dB increase in power consumption of the circuit and a
terminals 108, 109 that connect to the gate terminals of the
corresponding increase in chip area to facilitate the added
MOSFETs 104 and 105 respectively, as shown. These MOS
transconductor.
FETs 104, 105 accordingly make up the input stage 101 of
Thus, a need exists for a CMOS transconductor with
the transconductor circuit 100. Also as shown, the transcon
ductor circuit 100 includes two current output terminals 110, 35 increased dynamic range that does not suffer from the
increased power consumption and chip area requirements of
111 that connect at the nodes between the drain terminals of
prior art transconductor circuits.
MOSFETs 102 and 104 and between the drain terminals of
ill "

)

MOSFETs 103 and 105, respectively, of the transconductor
SUMMARY OF THE INVENTION
circuit 100.
The
present
invention provides a CMOS transconductor
Finally, the transconductor circuit 100 includes a voltage 40
that
operates
with
increased dynamic range while maintain
supply rail 112 which provides a voltage to the transcon
ing one or more other basic operating characteristics at
ductor circuit 100 via the source terminals of MOSFETs
substantially the same value in comparison to a prior art
102, 103. Also, the transconductor circuit 100 includes a
transconductor circuit.
ground 118 electrically connected to the source terminal of
Briefly described, in architecture, one embodiment of the
MOSFET 106 which may consist of, for example, a terminal 45
present invention, among others, can be implemented as an
connected to a common ground point in the transconductor
input stage circuit comprising several pluralities of transis
circuit 100. Further, the transconductor circuit 100 includes
tors with each plurality of transistors configured such that
MOSFET bias inputs 114, 115 that provide a bias signal to
certain terminals of the transistors are electrically connected,
MOSFETs 102, 103, 106 via their respective gate terminals.
A CMOS transconductor or V-I converter, such as the 50 and the several pluralities of transistors are also electrically
interconnected through one or more terminals of each plu
transconductor circuit 100 described above, has several
rality of transistors.
basic operating characteristics, as is known in the art, which
The present invention can also be viewed as providing
are described in the following. The input linear range
methods for providing a CMOS transconductor that operates
("V in max") of a CMOS transconductor is the maximum
input' voltage at which the transconductor can still perform 55 with increased dynamic range while maintaining substan
tially the same other basic operating characteristics in com
substantially linear voltage-to-current conversion. The
parison to a prior art transconductor circuit. In this regard,
transconductance value ("gm") of a CMOS transconductor
one embodiment of a method of the present invention,
is a value that is approximately equivalent to the ratio of the
among others, can be broadly summarized by the step of
output current ("Iou,") to the input voltage ("V in") of the
transconductor. The total integrated output noise current 60 modifying an input stage of an existing transconductor
circuit to provide a transconductor circuit that operates with
("In rms") is the noise current produced by a CMOS transcon
increased dynamic range while maintaining one or more
ducior integrated over a given bandwidth. This characteristic
other basic operating characteristics at substantially the
determines the minimum resolvable output signal of the
same value in comparison to the existing transconductor
transconductor and is also referred to as the minimum
detectable output current. The power consumption (or power 65 circuit.
Other features and advantages of the present invention
dissipation) of a CMOS transconductor is proportional to the
bias current ("I bias") for a class-A transconductor.
will be or become apparent to one with skill in the art upon
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ductor circuit 200 via the source terminals of MOSFETs
202, 203. Also, the transconductor circuit 200 includes a
ground 218 electrically connected to the source terminal of
MOSFET 206 which may comprise, for example, a terminal
5 connected to a common ground point in the transconductor
circuit 200. Still further, the transconductor circuit 200
BRIEF DESCRIPTION OF THE DRAWINGS
includes MOSFET bias inputs 214, 215 that provide a bias
signal to MOSFETs 202, 203, 206 via their respective gate
FIG. 1 shows a typical configuration of a CMOS transcon
terminals.
ductor circuit, as is known in the art.
The input stage 201 of the transconductor circuit 200, as
FIG. 2 shows a CMOS transconductor circuit in accor 10
shown in FIG. 2, is electrically interconnected to the MOS
dance with an embodiment of the present invention.
FETs 202, 203, 206. The input stage 201 comprises circuitry
FIG. 3 shows a CMOS transconductor circuit with an
that allows the transconductor circuit 200 to provide
input stage in accordance with an embodiment of the present
increased dynamic range performance without causing the
invention as introduced in FIG. 2.
15 typical increase in power consumption and chip area that
FIG. 4 shows a CMOS transconductor circuit with an
results with the prior art approach of increasing dynamic
input stage in accordance with another embodiment of the
range by paralleling transconductor circuits, as discussed
present invention as introduced in FIG. 2.
above. The input stage 201 can be implemented in a plurality
FIG. 5 shows a CMOS transconductor circuit with an
of embodiments, several of which will be presented below.
input stage in accordance with another embodiment of the 20 Also, several embodiments of a method to provide the
present invention as introduced in FIG. 2.
plurality of embodiments of the input stage 201 will be
presented subsequently below.
FIG. 6 shows a flowchart diagram of a method, in
accordance with another embodiment of the present
FIG. 3 shows a CMOS transconductor circuit 300 with an
invention, for providing a CMOS transconductor circuit that
input stage 301 in accordance with an embodiment of the
has increased dynamic range over the prior art transconduc 25 present invention as introduced in FIG. 2. The transconduc
tor circuit of FIG. 1 while also having one or more other
tor circuit 300 includes several of the components intro
basic operating characteristics that are substantially the same
duced in the transconductor circuit 200 of FIG. 2. The
as those of the prior art transconductor circuit of FIG. 1.
transconductor circuit 300 comprises several electrically
interconnected MOSFETs 302, 303, 306. The transconduc
FIG. 7 shows a flowchart diagram of a method, in
accordance with another embodiment of the present 30 tor circuit 300 also comprises two voltage input terminals
308,309 that connect to an input stage 301 as shown. As also
invention, for providing a CMOS transconductor circuit that
shown in FIG. 3, the transconductor circuit 300 comprises
has increased dynamic range over the prior art transconduc
two current output terminals 310, 311 that connect at the
tor circuit of FIG. 1 while also having one or more other
nodes between the drain terminal of MOSFET 302 and the
basic operating characteristics that are substantially the same
as those of the prior art transconductor circuit of FIG. 1. 35 input stage 301 and between the drain terminal of MOSFET
303 and the input stage 301, respectively, of the transcon
DETAILED DESCRIPTION OF THE
ductor circuit 300.
INVENTION
The transconductor circuit 300 further comprises a volt
Having summarized the invention above, reference is now 40 age supply rail 312 which provides a voltage to the transcon
made in detail to the description of the invention as illus
ductor circuit 300 via the source terminals of MOSFETs
302, 303. Also, the transconductor circuit 300 comprises a
trated in the drawings. While the invention will be described
ground 318 electrically connected to the source terminal of
in connection with these drawings, there is no intent to limit
it to the embodiment or embodiments disclosed therein. On
MOSFET 306 which may comprise, for example, a terminal
the contrary, the intent is to cover all alternatives, 45 connected to a common ground point in the transconductor
modifications, and equivalents included within the spirit and
circuit 300. Still further, the transconductor circuit 300
scope of the invention as defined by the appended claims.
includes MOSFET bias inputs 314, 315 that provide a bias
Indeed, the present invention is believed to be applicable to
signal to MOSFETs 302, 303, 306 via their respective gate
a variety of systems, devices, and technologies.
terminals.
Turning now to the drawings, FIG. 2 shows a CMOS 50
Significant to the performance of the transconductor cir
transconductor circuit 200 in accordance with an embodi
cuit 300 is the input stage 301 which allows the transcon
ment of the present invention. The CMOS transconductor
ductor circuit 300 to provide increased dynamic range
circuit 200 includes several MOSFETs 202, 203, 206 elec
performance without causing the typical increase in power
trically interconnected as shown. Significantly, the transcon
consumption and chip area that occurs in prior art circuits
ductor circuit 200 also includes an input stage 201, in 55 that provide similar dynamic range performance. As shown
accordance with an embodiment of the present invention,
in FIG. 3, the input stage 301 comprises a plurality of
which will be discussed in further detail below.
electrically interconnected MOSFETs 320-327. The input
stage 301 is also electrically interconnected to other ele
The transconductor circuit 200 includes two voltage input
ments of the transconductor circuit 300 that were described
terminals 208, 209 that connect to the input stage 201 as
shown. Also as shown, the transconductor circuit 200 60 above.
includes two current output terminals 210, 211 that connect
The MOSFETs 320-327 are electrically interconnected in
at the nodes between the drain terminal of MOSFET 202 and
various configurations that may be described as parallel,
the input stage 201 and between the drain terminal of
pseudo-parallel, series, or pseudo-series configurations. The
MOSFET 203 and the input stage 201, respectively, of the
electrical interconnection of the MOSFETs 320, 321 is an
transconductor circuit 200.
65 example of a parallel configuration since the drain terminals,
gate terminals, and source terminals respectively of the
The transconductor circuit 200 further includes a voltage
supply rail 212 which provides a voltage to the transcon
MOSFETs 320, 321 are electrically connected. The electri
examination of the following drawings and detailed descrip
tion. It is intended that all such additional features and
advantages be included within this description, be within the
scope of the present invention, and be protected by the
accompanying claims.
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cal interconnection of the M OSFETs 322, 323 is an example
of a pseudo-parallel configuration since the drain terminals
and source terminals respectively of the MOSFETs 320, 321
are electrically connected but the gate terminals of the
MOSFETs 320, 321 are not connected; it should be noted,
however, that if the voltage input terminals 308, 309 were
electrically connected, then the MOSFETs 322, 323 would
be in a parallel configuration. The electrical interconnection
of the MOSFETs 320, 322 is an example of a series
configuration since the gate terminals of the MOSFETs 320,
322 are electrically connected and the source terminal of the
MOSFET 320 is electrically connected to the drain terminal
of the MOSFET 322. Finally, the electrical interconnection
of the MOSFETs 321, 323 is an example of a pseudo-series
configuration since the source terminal of the MOSFET 321
is electrically connected to the drain terminal of the MOS
FET 323 but the gate terminals of the MOSFETs 321, 323
are not connected; it should be noted, however, that if the
voltage input terminals 308, 309 were electrically
connected, then the MOSFETs 321, 323 would be in a series
configuration.
Several basic operating characteristics of the transcon
ductor circuit 300 in comparison to the prior art transcon
ductor circuit 100 (FIG. 1) are substantially the same with
the important exception, however, that the dynamic range of
the transconductor circuit 300 is significantly increased over
the dynamic range of the prior art transconductor circuit 100.
This increase in dynamic range of the transconductor circuit
300 is the result of the input stage 301 providing an
increased input linear range due to, in part, an increase in the
number of MOSFETs that comprise the input stage circuit
301. Although the input stage 301 provides a slightly
decreased transconductance value for the transconductor
circuit 300, this decrease is relatively smaller than the
increase of the input linear range, and as a result, the product
of the input linear range ("V in max") times the transconduc
tance value ("gm") of the circliit 300 is increased. A review
of Eq. 1, which was introduced above and is repeated
hereafter for reference, shows that an increase in the product
of the input linear range times the transconductance value
directly influences the increase in the dynamic range ("DR")
of a transconductor circuit.

ductor circuit 400 includes several of the components intro
duced in the transconductor circuit embodiment 200 of FIG.
2. In this regard, the transconductor circuit 400 comprises
several electrically interconnected MOSFETs 402, 403, 406.
The transconductor circuit 400 also comprises two voltage
input terminals 408, 409 that connect to an input stage 401
as shown. As also shown in FIG. 4, the transconductor
circuit 400 comprises two current output terminals 410, 411
that connect at the nodes between the drain terminal of
MOSFET 402 and the input stage 401 and between the drain
terminal of MOSFET 403 and the input stage 401,
respectively, of the transconductor circuit 400.
The transconductor circuit 400 further comprises a volt
age supply rail 412 which provides a voltage to the transcon
ductor circuit 400 via the source terminals of MOSFETs
402, 403. Also, the transconductor circuit 400 comprises a
ground 418 electrically connected to the source terminal of
MOSFET 406 which may comprise, for example, a terminal
connected to a common ground point in the transconductor
circuit 400. Still further, the transconductor circuit 400
includes MOSFET bias inputs 414, 415 that provide a bias
signal to MOSFETs 402, 403, 406 via their respective gate
terminals.
Significant to the performance of the transconductor cir
cuit 400 is the input stage 401 which allows the transcon
ductor circuit 400 to provide increased dynamic range
performance without causing the typical increase in power
consumption and chip area that occurs in prior art circuits
that provide similar dynamic range performance. As shown
in FIG. 4, the input stage 401 comprises a plurality of
electrically interconnected MOSFETs 420-431. The input
stage 401 is also electrically interconnected to other ele
ments of the transconductor circuit 400 that were described
above.
The MOSFETs 420-431 are electrically interconnected in
various configurations that may be described as series or
pseudo-series configurations. The electrical interconnection
of the MOSFETs 420, 423 is an example of a series
configuration since the gate terminals of the MOSFETs 420,
423 are electrically connected and the source terminal of the
MOSFET 420 is electrically connected to the drain terminal
of the MOSFET 423. The electrical interconnection of the
MOSFETs 421, 424 is an example of a pseudo-series
configuration since the source terminal of the MOSFET 421
is electrically connected to the drain terminal of the MOS
FET 424 but the gate terminals of the MOSFETs 421, 424
are not connected; it should be noted, however, that if the
voltage input terminals 408, 409 were electrically
connected, then the MOSFETs 421, 424 would be in a series
configuration.
Several basic operating characteristics of the transcon
ductor circuit 400 in comparison to the prior art transcon
ductor circuit 100 (FIG. 1) are substantially the same with
the important exception, however, that the dynamic range of
the transconductor circuit 400 is significantly increased over
the dynamic range of the prior art transconductor circuit 100.
This increase in dynamic range of the transconductor circuit
400 is the result of the input stage 401 providing an
increased input linear range accompanied by a relatively
small decrease of the transconductance value for the
transconductor circuit 400 due, in part, to an increase in the
number of MOSFETs that comprise the input stage circuit
401. As discussed above with respect to Eq. 1, an increase
in the product of input linear range ("V in max") times
transconductance ("gm") directly affects the in~rease in the
dynamic range ("DR") of a transconductor circuit.
Significantly, however, the power consumption of the
transconductor circuit 400 is the same as that of the prior art

DR v_1 = 20xlog10

X

gm X Vin.m~ )
' diB
( . ro.
-y2 Xln,rms

5

10

15

20

25

30

35

40

Eq. 1

Significantly, however, the power consumption of the
transconductor circuit 300 is the same as that of the prior art
transconductor circuit 100 since the total area (i.e., WIL) of
the MOSFETs 320-327 of the input stage 301 is configured
to be the same as the total area of the MOSFETs 104, 105
of the input stage 101 of the prior art circuit 100. Further, the
output noise current and voltage headroom of the transcon
ductor circuit 300 may be substantially the same as that of
the prior art transconductor circuit 100, dependent, for
example, on the production quality of the MOSFETs
320-327, such that the values of these basic operating
characteristics do not differ by more than ±5%. Additionally,
the input impedance, output impedance, and 3 dB bandwidth
of the transconductor circuit 300 may differ negligibly from
that of the prior art transconductor circuit 100 since, as
described above, the total MOSFET area of the input stage
301 is the same as that of the prior art input stage 101.
FIG. 4 shows a CMOS transconductor circuit 400 with an
input stage 401 in accordance with another embodiment of
the present invention as introduced in FIG. 2. The transcon

45

50

55

60
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MOSFETs 521, 524 are not connected; it should be noted,
transconductor circuit 100 since the total area (i.e., WIL) of
however, that if the voltage input terminals 508, 509 were
the MOSFETs 420-431 of the input stage 401 is configured
to be the same as the total area of the MOSFETs 104, 105
electrically connected, then the of the MOSFETs 521, 524
of the input stage 101 of the prior art circuit 100. Further, the
would be in a series configuration.
output noise current and voltage headroom of the transcon 5
It is additionally noted that the there are several equipo
ductor circuit 400 may be substantially the same as that of
tential (i.e., operating at the same voltage) nodes within the
the prior art transconductor circuit 100, dependent, for
input stage 501 of the transconductor circuit 500. In this
example, on the production quality of the MOSFETs
embodiment of the transconductor circuit 500, node 532 and
420-431, such that the values of these basic operating
node 533 are electrically connected, and similarly, node 534
characteristics do not differ by more than ±5%. Additionally, 10 and node 535 are also electrically connected.
the input impedance, output impedance, and 3 dB bandwidth
Several basic operating characteristics of the transcon
of the transconductor circuit 400 may differ negligibly from
ductor circuit 500 in comparison to the prior art transcon
that of the prior art transconductor circuit 100 since, as
ductor circuit 100 (FIG. 1) are substantially the same with
described above, the total MOSFET area of the input stage
the important exception, however, that the dynamic range of
401 is the same as that of the prior art input stage 101.
15 the transconductor circuit 500 is significantly increased over
FIG. 5 shows a CMOS transconductor circuit 500 with an
the dynamic range of the prior art transconductor circuit 100.
This increase in dynamic range of the transconductor circuit
input stage 501 in accordance with another embodiment of
the present invention as introduced in FIG. 2. The transcon
500 is the result of the input stage 501 providing an
ductor circuit 500 includes several of the components intro
increased input linear range accompanied by a relatively
duced in the transconductor circuit embodiment 200 of FIG. 20 small decrease of the transconductance value for the
2. The transconductor circuit 500 comprises several electri
transconductor circuit 500 due, in part, to an increase in the
cally interconnected MOSFETs 502, 503, 506. The transcon
number of MOSFETs that comprise the input stage circuit
ductor circuit 500 also comprises two voltage input termi
501. Recalling the above discussion with respect to Eq. 1, an
nals 508, 509 that connect to an input stage 501 as shown.
increase in the product of the input linear range ("V in max")
As also shown in FIG. 5, the transconductor circuit 500 25 times the transconductance value ("gm") directly influ~nces
comprises two current output terminals 510, 511 that con
an increase in the dynamic range ("DR") of a transconductor
nect at the nodes between the drain terminal of MOSFET
circuit.
502 and the input stage 501 and between the drain terminal
Significantly, however, the power consumption of the
of MOSFET 503 and the input stage 501, respectively, of the
transconductor circuit 500 is the same as that of the prior art
transconductor circuit 500.
30 transconductor circuit 100 since the total area (i.e., WIL) of
The transconductor circuit 500 further comprises a volt
the MOSFETs 520-531 of the input stage 501 is configured
age supply rail 512 which provides a voltage to the transcon
to be the same as the total area of the MOSFETs 104, 105
ductor circuit 500 via the source terminals of MOSFETs
of the input stage 101 of the prior art circuit 100. Further, the
output noise current and voltage headroom of the transcon
502, 503. Also, the transconductor circuit 400 comprises a
ground 518 electrically connected to the source terminal of 35 ductor circuit 500 may be substantially the same as that of
MOSFET 506 which may comprise, for example, a terminal
the prior art transconductor circuit 100, dependent, for
connected to a common ground point in the transconductor
example, on the production quality of the MOSFETs
circuit 500. Still further, the transconductor circuit 500
520-531, such that the values of these basic operating
characteristics do not differ by more than ±5%. Additionally,
includes MOSFET bias inputs 514, 515 that provide a bias
signal to MOSFETs 502, 503, 506 via their respective gate 40 the input impedance, output impedance, and 3 dB bandwidth
terminals.
of the transconductor circuit 500 may differ negligibly from
that of the prior art transconductor circuit 100 since, as
Significant to the performance of the transconductor cir
described above, the total MOSFET area of the input stage
cuit 500 is the input stage 501 which allows the transcon
501 is the same as that of the prior art input stage 101.
ductor circuit 500 to provide increased dynamic range
performance without causing the typical increase in power 45
The transconductor circuits 300, 400, 500 described
consumption and chip area that occurs in prior art circuits
above are examples of several embodiments in accordance
that provide similar dynamic range performance. As shown
with the present invention. In this regard, several points
should be understood. First, it should be understood that
in FIG. 5, the input stage 501 comprises a plurality of
although n-channel and p-channel MOSFETs are depicted in
electrically interconnected MOSFETs 520-531. The input
stage 501 is also electrically interconnected to other ele 50 certain circuit positions in the above described
ments of the transconductor circuit 500 described above.
embodiments, these MOSFETs may be complementarily
interchanged, as will be apparent to one skilled in the art.
The MOSFETs 520-531 are electrically interconnected in
Further, other types of transistors may be employed in place
various configurations that may be described as parallel,
of MOSFETs in some embodiments, as will be apparent to
series, or pseudo-series configurations. The electrical inter
connection of the MOSFETs 524, 525 is an example of a 55 one skilled in the art. Second, it should be understood that
although the input stages 201, 301, 401, and 501 shown in
parallel configuration since the drain terminals, gate
FIGS. 2, 3, 4, and 5 respectively are presented within a
terminals, and source terminals respectively of the MOS
particular transconductor circuit framework, the input stages
FETs 524, 525 are electrically connected. The electrical
201, 301, 401, 501 may be employed within other circuits
interconnection of the MOSFETs 520, 523 is an example of
a series configuration since the gate terminals of the MOS- 60 and still remain within the scope of the present invention, as
will be apparent to one skilled in the art. Finally, it should
FETs 520, 523 are electrically connected and the source
be understood that many other embodiments within the
terminal of the MOSFET 520 is electrically connected to the
scope of the present invention exist, as will be apparent to
drain terminal of the MOSFET 523. Finally, the electrical
one skilled in the art, and in this regard, attention is now
interconnection of the MOSFETs 521, 524 is an example of
a pseudo-series configuration since the source terminal of 65 focused on FIG. 6.
the MOSFET 521 is electrically connected to the drain
FIG. 6 shows a flowchart diagram of a method 600 for
terminal of the MOSFET 524 but the gate terminals of the
providing a CMOS transconductor circuit that has increased
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dynamic range over the prior art transconductor circuit 100
of FIG. 1 while also having one or more other basic
operating characteristics that are substantially the same as
those of the prior art transconductor circuit 100. Specifically,
a CMOS transconductor circuit provided by the method 600
will have an increased dynamic range over the prior art
transconductor circuit 100 which may be due to, for
example, an increased product value of the input linear range
("V in max") times the transconductance value ("gm") in
comparison to the prior art transconductor circuit 100.
Further, a transconductor circuit provided by the method 600
will have the same power consumption as the prior art
transconductor circuit 100 and this may be a result of, for
example, the provided transconductor circuit being config
ured to have the same total MOSFET area (WIL) as that of
the input stage 101 of the prior art transconductor circuit
100. A transconductor provided by the method 600 may also
have an output noise current and voltage headroom that are
substantially the same as those of the prior art transconduc
tor circuit 100 such that the values of these basic operating
characteristics do not differ by more than ±5%. Finally, the
transconductor circuit provided by the method 600 may have
input impedance, output impedance, and 3 dB bandwidth
characteristics that differ negligibly from those of the prior
art transconductor circuit 100.
The method 600 begins with the start step 602. From the
start step 602, the method proceeds to step 604 in which the
input stage of the prior art CMOS transconductor circuit 100
of FIG. 1 is modified. Specifically, the input stage 101 of the
transconductor circuit 100 is modified such that the existing
MOSFETs 104, 105 that make up the input stage 101 are
replaced with a plurality of MOSFETs arranged in one or
more parallel configurations, pseudo-parallel configurations,
series configurations, and/or pseudo-series configurations
such as, for example, the MOSFET configurations described
with respect to the transconductor circuits 300, 400, 500 of
FIGS. 3, 4, and 5 respectively.
The modifications of step 604 are made with respect to
several criteria. One, the dynamic range of the modified
circuit should be increased over that of the prior art transcon
ductor circuit 100. Two, the power consumption of the
replacement input stage should be the same as that of the
original input stage 101 of the prior art circuit 100. This
second criteria may be facilitated, for example, by making
the total area of the MOSFETs used to replace the existing
MOSFETs 104, 105 of the input stage 101 the same as the
total area of the existing MOSFETs 104, 105.
In addition to the foregoing criteria, the modifications of
step 604 may also be made with the criteria that the output
noise current and voltage headroom of the modified circuit
are substantially the same as that of the prior art transcon
ductor circuit 100 such that the values of these basic
operating characteristics do not differ by more than ±5%.
Also additionally, the modifications of step 604 may be
made with the criteria that the input impedance, output
impedance, and 3 dB bandwidth characteristics of the modi
fied circuit differ negligibly from those of the prior art
transconductor circuit 100.
Following step 604 of the method 600, the stop step 606
is reached. At this step 606, the method 600 is complete.
Turning now to FIG. 7, a flowchart diagram is shown of
a method 700, in accordance with another embodiment of
the present invention, for providing a CMOS transconductor
circuit that has increased dynamic range over the prior art
transconductor circuit 100 of FIG. 1 while also having one
or more other basic operating characteristics that are sub

stantially the same as those of the prior art transconductor
circuit 100. Specifically, a CMOS transconductor circuit
provided by the method 700 will have an increased dynamic
range over the prior art transconductor circuit 100 which
may be due to, for example, an increased product value of
the input linear range ("V in max") times the transconductance
value ("gm") in comparis~n to the prior art transconductor
circuit 100. Further, a transconductor circuit provided by the
method 700 will have the same power consumption as the
prior art transconductor circuit 100 and this may be a result
of, for example, the input stage of the provided transcon
ductor circuit being configured to have the same total
MOSFET area (W/L) as that of the input stage 101 of the
prior art transconductor circuit 100. A transconductor pro
vided by the method 700 may also have an output noise
current and voltage headroom that are substantially the same
as those of the prior art transconductor circuit 100 such that
the values of these characteristics do not differ by more than
±5%. Finally, the transconductor circuit provided by the
method 700 may have input impedance, output impedance,
and 3 dB bandwidth characteristics that differ negligibly
from those of the prior art transconductor circuit 100.
The method 700 begins with the start step 702. From the
start step 702, the method proceeds to step 704 in which the
input stage of the prior art CMOS transconductor circuit 100
of FIG. 1 is modified. Specifically, the input stage 101 of the
transconductor circuit 100 is modified such that the existing
MOSFETs 104, 105 that make up the input stage 101 are
replaced with a plurality of MOSFETs arranged in one or
more parallel configurations, pseudo-parallel configurations,
series configurations, and/or pseudo-series configurations
such as, for example, the MOSFET configurations described
with respect to the transconductor circuits 300, 400, 500 of
FIGS. 3, 4, and 5 respectively.
The modifications of step 704 are made with respect to
several criteria. One, the dynamic range of the modified
circuit should be increased over that of the prior art transcon
ductor circuit 100. Two, the power consumption of the
replacement input stage should be the same as that of the
original input stage 101 of the prior art circuit 100. This
second criteria may be facilitated, for example, by making
the total area of the MOSFETs used to replace the existing
MOSFETs 104, 105 of the input stage 101 the same as the
total area of the existing MOSFETs 104, 105.
In addition to the foregoing criteria, the modifications of
step 704 may also be made with the criteria that the output
noise current and voltage headroom of the modified circuit
are substantially the same as that of the prior art transcon
ductor circuit 100 such that the values of these characteris
tics do not differ by more than ±5%. Also additionally, the
modifications of step 704 may be made with the criteria that
the input impedance, output impedance, and 3 dB bandwidth
characteristics of the modified circuit differ negligibly from
those of the prior art transconductor circuit 100.
Following step 704 of the method 700 is step 706 in which
at least two of any of the equipotential nodes (i.e., nodes that
operate at the same voltage) created during the modification
step 704 are electrically connected together such that the
criteria maintained in step 704 are still met. Following step
706 of the method 700 is the stop step 706 at which point the
method 700 is complete.
It is noted that the foregoing flowchart diagrams of the
methods 600, 700 described above and shown in FIGS. 6
and 7 respectively show the architecture, functionality, and
operation of possible implementations of embodiments of
the present invention. It is further noted that in some
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alternative implementations of the methods 600, 700, the
functions noted in the blocks of the respective flowchart
diagrams may occur in an order different from that shown in
the figures. Additionally, although the foregoing methods
600, 700 are described with respect to the transconductor
circuit 100 of FIG. 1, the application of these methods 600,
700 may not be limited to this circuit 100, as will be apparent
to one skilled in the art.
It is emphasized that the above-described embodiments of
the present invention are merely possible examples of the
implementations that are merely set forth for a clear under
standing of the principles of the invention. It will be appar
ent to those skilled in the art that many modifications and
variations may be made to the above-disclosed embodiments
of the present invention without departing substantially from
the spirit and principles of the invention. All such modifi
cations and variations are intended to be included herein
within the scope of the disclosure and present invention and
protected by the following claims.
Therefore, having thus described the invention, at least
the following is claimed:
1. A transconductor circuit that includes an input stage,
the input stage comprising:
a first transistor connected to a second transistor in series
in a first circuit configuration, wherein an input terminal of the first transistor that is directly connected to a
corresponding input terminal of the second transistor is
further directly connected to a first voltage input ter
minal of the transconductor circuit;
a third transistor connected to a fourth transistor in a
second circuit configuration, wherein an input terminal
of the third transistor is directly connected to the first
voltage input terminal of the transconductor circuit and
a corresponding input terminal of the fourth transistor
is directly connected to a second voltage input terminal
of the transconductor circuit;
a fifth transistor connected to a sixth transistor in series in
the first circuit configurations, wherein an input termi
nal of the fifth transistor that is directly connected to a
corresponding input terminal of the sixth transistor is
further directly connected to the second voltage input
terminal of the transconductor circuit; and
a seventh transistor connected to a eighth transistor in the
second circuit configuration, wherein an input terminal
of the seventh transistor is directly connected to the
second voltage input terminal of the transconductor
circuit and a corresponding input terminal of the eighth
transistor is directly connected to the first voltage input
terminal of the transconductor circuit.
2. The transconductor circuit of claim 1, wherein the input
stage further comprises:
the first transistor connected to the third transistor in a
third circuit configuration; and the fifth transistor con
nected to the seventh transistor in the third circuit
configuration.

3. The transconductor circuit of claim 2, wherein the first
circuit configuration is a series circuit configuration, the
second circuit configuration is a pseudo-series circuit
configuration, and the third circuit configuration is a parallel
circuit configuration.
4. The transconductor circuit of claim 3, wherein the first,
second, third, fourth, fifth, sixth, seventh, and eighth tran
sistors are MOSFETs, and the input terminals of the first,
second, third, fourth, fifth, sixth, seventh, and eighth tran
sistors are the gate terminals of MOSFETs.
5. The transconductor circuit of claim 1, wherein the input
stage further comprises:
a ninth transistor connected to a tenth transistor in the
second circuit configuration, wherein an input terminal
of the ninth transistor is directly connected to the first
voltage input terminal of the transconductor circuit and
a corresponding input terminal of the tenth transistor is
directly connected to the second voltage input terminal
of the transconductor circuit; and
a eleventh transistor connected to a twelfth transistor in
the second circuit configuration, wherein an input ter
minal of the eleventh transistor is directly connected to
the second voltage input terminal of the transconductor
circuit and a corresponding input terminal of the
twelfth transistor is directly connected to the first
voltage input terminal of the transconductor circuit.
6. The transconductor circuit of claim 5, wherein the first
circuit configuration is a series circuit configuration and the
second circuit configuration is a pseudo-series circuit con
figuration.
7. The transconductor circuit of claim 6, wherein the first,
second, third, fourth, fifth, sixth, seventh, eighth, ninth,
tenth, eleventh, and twelfth transistors are MOSFETs, and
the input terminals of the first, second, third, fourth, fifth,
sixth, seventh, eighth, ninth, tenth, eleventh, and twelfth
transistors are the gate terminals of MOSFETs.
8. The transconductor circuit of claim 5, wherein the input
stage further comprises:
the third transistor connected to the ninth transistor in a
third circuit configuration; and
the seventh transistor connected to the eleventh transistor
in the third circuit configuration.
9. The transconductor circuit of claim 8, wherein the first
circuit configuration is a series circuit configuration, the
second circuit configuration is a pseudo-series circuit
configuration, and the third circuit configuration is a pseudo
parallel circuit configuration.
10. The transconductor circuit of claim 9, wherein the
first, second, third, fourth, fifth, sixth, seventh, eighth, ninth,
tenth, eleventh, and twelfth transistors are MOSFETs, and
the input terminals of the first, second, third, fourth, fifth,
sixth, seventh, eighth, ninth, tenth, eleventh, and twelfth
transistors are the gate terminals of MOSFETs.
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